



Issued Date: Jan. 15, 2010

Model No.: V400H1 - L10

Under Evaluation

TFT LCD Evaluation Specification

MODEL NO.: V400H1 - L10

Approved By	TVHD	
	CC Chung	

Reviewed By	QA Dept.	Product Development Div.
	Hsin-nan Chen	WT Lin

Prepared By	LCD TV Marketing and Product Management Div.	
	Josh Chi	Karen Liao

- CONTENTS -

REVISION HISTORY	-----	3
1. GENERAL DESCRIPTION	-----	4
1.1 OVERVIEW		
1.2 FEATURES		
1.3 APPLICATION		
1.4 GENERAL SPECIFICATIONS		
1.5 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS	-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT		
2.2 PACKAGE STORAGE		
2.3 ELECTRICAL ABSOLUTE RATINGS		
2.3.1 TFT LCD MODULE		
2.3.2 BACKLIGHT UNIT		
3. ELECTRICAL CHARACTERISTICS	-----	7
3.1 TFT LCD MODULE		
3.2 BACKLIGHT UNIT		
3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS		
3.2.2 INVERTER CHARACTERISTICS		
3.2.3 INVERTER INTERFACE CHARACTERISTICS		
4. BLOCK DIAGRAM	-----	15
4.1 TFT LCD MODULE		
5. INTERFACE PIN CONNECTION	-----	16
5.1 TFT LCD MODULE		
5.2 BACKLIGHT UNIT		
5.3 INVERTER UNIT		
5.4 BLOCK DIAGRAM OF INTERFACE		
5.5 LVDS INTERFACE		
5.6 COLOR DATA INPUT ASSIGNMENT		
6. INTERFACE TIMING	-----	25
6.1 INPUT SIGNAL TIMING SPECIFICATIONS		
6.2 POWER ON/OFF SEQUENCE		
7. OPTICAL CHARACTERISTICS	-----	29
7.1 TEST CONDITIONS		
7.2 OPTICAL SPECIFICATIONS		
8. DEFINITION OF LABELS	-----	33
8.1 CMO MODULE LABEL		
9. PACKAGING	-----	34
9.1 PACKING SPECIFICATIONS		
9.2 PACKING METHOD		
10. PRECAUTIONS	-----	36
10.1 ASSEMBLY AND HANDLING PRECAUTIONS		
10.2 SAFETY PRECAUTIONS		
10.3 SAFETY STANDARDS		
11. MECHANICAL CHARACTERISTICS	-----	37



Issued Date: Jan. 15, 2010
Model No.: V400H1 - L10

Under Evaluation

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 1.0	Jan. 15, '09	All	All	Evaluation Specification was first issued.



Issued Date: Jan. 15, 2010

Model No.: V400H1 - L10

Under Evaluation

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V400H1- L10 is a 40" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 FHD format and can display true 16.7M colors (8-bit colors). The Inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (450 nits)
- Ultra-high contrast ratio (6000:1)
- Faster response time (Gray to gray average 6.5ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Color reproduction (nature color)
- Optimized response time for both 50/60Hz Frame rate
- Low color shift function
- RoHS compliance

1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	885.6(H) x 498.15 (V) (40" diagonal)	mm	
Bezel Opening Area	891.7 (H) x 504.8 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	
Pixel Pitch (Sub Pixel)	0.15375 (H) x 0.46125 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Anti-Glare coating (Haze 11%), Hard coating (3H)	-	

1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal(H)	951	952	mm	(1)
	Vertical(V)	550	551	mm	(1)
	Depth(D)	34	35	mm	To Rear
	Depth(D)	52.8	53.8	mm	To Inv Cover
Weight	-	9310	-	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T_{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T_{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S_{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. ($T_a \leq 40$ °C).
- (b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40$ °C).
- (c) No condensation.


Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)



2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V _{CC}	-0.3	13.5	V	
Input Signal Voltage	V _{IN}	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	V _W	—	3000	V _{RMS}	

Note (1) No moisture condensation or freezing.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE


 $T_a = 25 \pm 2 ^\circ C$

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Supply Voltage	V_{CC}	10.8	12	13.2	Vrms	(1)
Rush Current	I_{RUSH}	-	-	2.4	A	(2)
Power Supply Current	White Pattern	-	0.8	-	A	(3)
	Black Pattern	-	0.4	-	A	
	Horizontal Stripe	-	1.0	1.3	A	
LVDS Interface	Differential Input High Threshold Voltage	V_{LVTH}	+100	-	-	(4)
	Differential Input Low Threshold Voltage	V_{LVTL}	-	-	-100	
	Common Input Voltage	V_{CM}	1.0	1.2	1.4	
	Differential input voltage	$ V_{ID} $	200	-	600	
	Terminating Resistor	R_T	-	100	-	
CMOS interface	Input High Threshold Voltage	V_{IH}	2.7	-	3.3	V
	Input Low Threshold Voltage	V_{IL}	0	-	0.7	V

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us


Note (3) The specified power supply current is under the conditions at $V_{cc} = 12$ V, $T_a = 25 \pm 2$ °C, $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern





Active Area

b. Black Pattern




Active Area

c. Horizontal Pattern



Note (4) The LVDS input characteristics are as follows:



3.2 BACKLIGHT UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS ($T_a = 25 \pm 2 ^\circ C$)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Input Voltage	V_L	-	TBD	-	V_{RMS}	
Lamp Current	I_L	TBD	8.5	TBD	mA_{RMS}	(1)
Lamp Turn On Voltage	V_S	-	-	TBD	V_{RMS}	$T_a = 0 ^\circ C$ (2)
		-	-	TBD	V_{RMS}	$T_a = 25 ^\circ C$ (2)
Operating Frequency	F_L	40	-	70	KHz	(3)
Lamp Life Time	L_{BL}	50,000	-	-	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS ($T_a = 25 \pm 2 ^\circ C$)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Total Power Consumption	P_{255}	-	140	TBD	W	(5), (6), $I_L = TBDmA$
Power Supply Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Power Supply Current	I_{BL}	-	5.83	TBD	A	Non Dimming
Input Ripple Noise	-	-	-	912	mV_{P-P}	$V_{BL}=22.8V$
Oscillating Frequency	F_W	TBD	TBD	TBD	KHz	(3)
Dimming frequency	F_B	150	160	170	Hz	
Minimum Duty Ratio	D_{MIN}	-	20	-	%	

Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.


Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at $T_a = 25 \pm 2 ^\circ C$ and $I_L = TBD \sim TBDmA$.

Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL} . Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.

Note (6) The measurement condition of Max. value is based on 40" backlight unit under input voltage 24V, average lamp current TBD mA and lighting 30 minutes later.



3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter	Symbol	Test Condition	Value			Unit	Note
			Min.	Typ.	Max.		
On/Off Control Voltage	V_{BLON}	—	2.0	—	5.0	V	
		—	0	—	0.8	V	
Internal PWM Control Voltage	V_{IPWM}	—	2.85	3.0	3.15	V	Maximum duty ratio
			—	0	—	V	Minimum duty ratio
External PWM Control Voltage	V_{EPWM}	—	2.0	—	5.0	V	Duty on
			0	—	0.8	V	Duty off
Status Signal	Status	—	3.0	3.3	3.6	V	Normal
			0	—	0.8	V	Abnormal
VBL Rising Time	Tr1	—	30	—	—	ms	10%-90% V_{BL}
VBL Falling Time	Tf1	—	30	—	—	ms	
Control Signal Rising Time	Tr	—	—	—	100	ms	
Control Signal Falling Time	Tf	—	—	—	100	ms	
PWM Signal Rising Time	T_{PWMR}	—	—	—	50	us	
PWM Signal Falling Time	T_{PWMF}	—	—	—	50	us	
Input impedance	R_{IN}	—	1	—	—	MΩ	
PWM Delay Time	T_{PWM}	—	100	—	—	ms	
BLON Delay Time	T_{on}	—	300	—	—	ms	
	T_{on1}	—	300	—	—	ms	
BLON Off Time	T_{off}	—	300	—	—	ms	


Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.

Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.

Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:


Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE


CNF1 Connector Pin Assignment

Pin	Name	Description	Note
1	VCC	+12V power supply	
2	VCC	+12V power supply	
3	VCC	+12V power supply	
4	VCC	+12V power supply	
5	VCC	+12V power supply	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	GND	Ground	
10	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	(1)
11	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
12	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	
13	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	
14	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
15	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
16	GND	Ground	
17	OCLK-	Odd pixel Negative LVDS differential clock input	(1)
18	OCLK+	Odd pixel Positive LVDS differential clock input.	
19	GND	Ground	
20	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(1)
21	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	
22	N.C.	No Connection	(3)
23	N.C.	No Connection	
24	GND	Ground	
25	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	(1)
26	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
27	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	
28	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	
29	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
30	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
31	GND	Ground	
32	ECLK-	Even pixel Negative LVDS differential clock input.	(1)
33	ECLK+	Even pixel Positive LVDS differential clock input.	

34	GND	Ground	
35	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	
36	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(1)
37	N.C.	No Connection	
38	N.C.	No Connection	(3)
39	GND	Ground	
40	N.C.	No Connection	
41	N.C.	No Connection	
42	N.C.	No Connection	(3)
43	N.C.	No Connection	
44	N.C.	No Connection	
45	LVDS_SEL	High(3.3V) or open for VESA, Low (GND) for JEIDA	(4)
46	N.C.	No Connection	
47	N.C.	No Connection	
48	N.C.	No Connection	
49	N.C.	No Connection	
50	N.C.	No Connection	
51	N.C.	No Connection	

Note (1) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel

Note (2) LVDS connector pin order defined as follows




Note (3) Reserved for internal use. Please leave it open.

Note (4) Low: JEIDA LVDS Format (Connect to GND), High or open: VESA Format. (Connect to +3.3V)

Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side

$R1 < 1K$


5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

CN2-CN7: CP042EP1MFB-LF (Cvilux)

Pin	Name	Description	Wire Color
1	HV	High Voltage	Blue
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP042EP1MFB-LF, manufactured by Cvilux. The mating header on inverter part number is CP042EP1MFB-LF (Cvilux)





5.3 INVERTER UNIT

CN1: CI0114M1ER0-LA (Cvilux) or equivalent

Pin №	Symbol	Feature
1	VBL	
2		
3		+24V
4		
5		
6	GND	
7		
8		GND
9		
10		
11	STATUS	Normal (3.3V) Abnormal(GND)
12	E_PWM	External PWM Control Signal
13	I_PWM	Internal PWM Control Signal
14	BLON	BL ON/OFF

Note (1) Pin 12: External PWM control (use pin 12): Pin 13 must open.


Note (2) Pin 13: Internal PWM control (use pin 13): Pin 12 must open.

Note (3) Pin 12 and Pin 13 can't open in the same period.

CN2~CN7: CP042EP1MFB-LF (Cvilux)

Pin №	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

5.4 BLOCK DIAGRAM OF INTERFACE





Issued Date: Jan. 15, 2010

Model No.: V400H1 - L10

Under Evaluation

ER0~ER7 : Even pixel R data

EG0~EG7 : Even pixel G data

EB0~EB7 : Even pixel B data

OR0~OR7: Odd pixel R data

OG0~OG7: Odd pixel G data

OB0~OB7 : Odd pixel B data

DE : Data enable signal

DCLK : Data clock signal


Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.


Note (3) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

5.5 LVDS INTERFACE

JEDIA Format : SELLVDS=L



VESA Format : SELLVDS=H or Open





Issued Date: Jan. 15, 2010

Model No.: V400H1 - L10

Under Evaluation

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

DCLK: Data clock signal

Notes (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Red(253)	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Green(253)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0
Gray Scale Of Blue	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	(60)	74.25	(80)	MHZ	-
	Input cycle to cycle jitter	Trcl	-	-	200	ps	(3)
	Spread spectrum modulation range	F _{clkin_mod}	F _{clkin} -2%	-	F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	
LVDS Receiver Data	Setup Time	T _{lvsu}	600	-	-	ps	-
	Hold Time	T _{lvhd}	600	-	-	ps	(5)
Vertical Active Display Term	Frame Rate	Fr6	57	60	63	Hz	(6)
		Fr5	47	50	53		
	Total	T _v	1115	1125	1135	Th	T _v =T _{vd} +T _{vb}
	Display	T _{vd}	1080	1080	1080	Th	-
	Blank	T _{vb}	35	45	55	Th	-
Horizontal Active Display Term	Total	Th	1050	1100	1150	T _c	Th=Thd+Thb
	Display	Thd	960	960	960	T _c	-
	Blank	Thb	90	140	190	T _c	-

Note (1) Please make sure the range of pixel clock has follow the below equation :


$$F_{clkin}(\max) \geq Fr6 \times T_v \times Th$$

$$Fr5 \times T_v \times Th \geq F_{clkin}(\min)$$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below :

INPUT SIGNAL TIMING DIAGRAM


Note (3) The input clock cycle-to-cycle jitter is defined as below figures. $Trcl = |T_1 - T_2|$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.


LVDS RECEIVER INTERFACE TIMING DIAGRAM



Note (6) (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Note :

- (1) The supply voltage of the external system for the module input should follow the definition of V_{CC}.
- (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case of V_{CC} is in off level, please keep the level of input signals on the low or high impedance.
- (4) T₄ should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.



7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	T _a	25±2	°C
Ambient Humidity	H _a	50±10	%RH
Supply Voltage	V _{CC}	12	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current(HV)	I _L	TBD	mA
Oscillating Frequency (Inverter)	F _w	TBD	KHz
Frame rate		60	Hz


7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Note		
Contrast Ratio	CR		4000	6000	-	-	(2)		
Response Time	Gray to gray average		-	6.5	12	ms	(3)		
Center Luminance of White	L _c		350	450	-	cd/	(4)		
White Variation	δW		-	-	1.3	-	(7)		
Cross Talk	CT		-	-	4.0	%	(5)		
Color Chromaticity	Red	θ _x =0°, θ _y =0° Viewing angle at Normal direction	Typ. - 0.03	0.630		-	(6)		
				0.323		-			
	Green			0.290		-			
				0.597		-			
	Blue			0.148		-			
				0.049		-			
	White			0.280		-			
				0.290		-			
Viewing Angle	Color Gamut	CG	-	72	-	%	NTSC		
	Horizontal	CR≥20	80	88	-	Deg	(1)		
			80	88	-				
	Vertical		80	88	-				
			80	88	-				

Note (1) Definition of Viewing Angle (θ_x, θ_y):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$

L_{255} : Luminance of gray level 255

L_0 : Luminance of gray level 0

$CR = CR (5)$, where $CR (X)$ is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time :



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0, 63, 127, 191, 255 to each other.

Note (4) Definition of Luminance of White (L_C , L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

where $L(x)$ is corresponding to the luminance of the point X at the figure in Note (7).

Note (5) Definition of Cross Talk (CT):


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:

(a)

Y_A = Luminance of measured location without gray level 255 pattern (cd/m^2)


Y_B = Luminance of measured location with gray level 255 pattern (cd/m^2)



(b)


Y_A = Luminance of measured location without gray level 255 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m^2)




Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.

**Note (7) Definition of White Variation (δW):**

Measure the luminance of gray level 255 at 5 points

$$\delta W = \text{Maximum} [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum} [L(1), L(2), L(3), L(4), L(5)]$$






8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V400H1-L10
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.
- (c) Production Locations / Factory ID: IN TAIWAN (GEMN) or IN CHINA (LEOO or CAPG or CANO)
- (d) CMO barcode definition:

Serial ID: XX-XX-X-XX-YMD-L-NNNN

Code	Meaning	Description
XX	CMO internal use	-
XX	Revision	Cover all the change
X-XX	CMO internal use	-
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4... Month: Jan. ~ Dec.=1, 2, 3, ~, 9, A, B, C Day: 1 st to 31 st =1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U
L	Product line #	Line 1=1, Line 2=2, Line 3=3, ...
NNNN	Serial number	Manufacturing sequence of product

9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 5 LCD TV modules / 1 Box
- (2) Box dimensions : 1060(L)x378(W)x650(H)mm
- (3) Weight : Approx. 51.88Kg(5 modules per carton)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method






Figure.9-1 packing method

Sea / Land Transportation
 (40ft Container)

Air Transportation

Figure. 9-2 Packing method



Issued Date: Jan. 15, 2010

Model No.: V400H1 - L10

Under Evaluation

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS


- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.


10.3 SAFETY STANDARDS

The LCD module should be certified with safety regulations as follows:

Regulatory	Item	Standard
Information Technology equipment	UL	UL 60950-1: 2007
	cUL	CAN/CSA C22.2 No.60950-1-03: 2007
	CB	IEC 60950 -1: 2005 EN60950-1: 2009
Audio/Video Apparatus	UL	UL 60065: 2007
	cUL	CAN/CSA C22.2 No.60065-03: 2006
	CB	IEC 60065: 2005 EN 60065: 2008

11. MECHANICAL CHARACTERISTICS





CHI MEI 奇美電子股份有限公司
OPTOELECTRONICS CORP.

APPROVED: Davis_Wong DWG NO.: V400H1-41011
CHECKED: Steven_Lin DATE: 2010/01/14
DESIGNER: Eric_Shiu PART NO.:
DRAWER: Eric_Shiu REV.: A
TITLE: module_V400H1-L10 UNIT: MM SCALE: SHEET: H
1:1 2/3

CHI MEI COPYRIGHT 2001. ALL RIGHTS RESERVED. COPYING FORBIDDEN

MARK	DESCRIPTION	DATE	CHANGE BY	APPROVAL BY	ECR NO.
△	1. First release.	2010/01/14	Eric_Shiu	Davis_Wong	N/A

